An Efficient BIST Architecture for Embedded RAMs
نویسندگان
چکیده
In this paper, a new BIST(Built-In Self-Test) structure for efficient test of embedded RAMs is proposed. In proposed embedded memory BIST(EMBIST) architecture, various algorithms are allowed to be executed, and just one controller can test more than one embedded memories. And, the proposed EMBIST has efficient structure that requires smaller hardware overhead. The experimental result demonstrates the effectiveness of proposed EMBIST architecture.
منابع مشابه
On-Chip Signature Checking for Embedded Memories
The Multiple On-chip Signature Checking architecture proposed in [l] is an effective BIST architecture for testing the finctional units in modern VLSI circuits. It is characterized by low aliasing, low area overhead and low test ing time. However, a straight forward application of this architecture in testing the embedded RAMs will result in excessive area overheads. In this paper we propose a ...
متن کاملEfficient Memory Built - in Self Test for Embedded Sram Using Pa Algorithm
Memory-Built In Self-Test (MBIST) is an very effectual and output enrichment for embedded RAMs. This paper presents effectual MBIST concepts of Built-In-Self Test (BIST) using Performance Accelerator Algorithm (PAA). This BIST concept very stretchable for embedded RAMs with suitable operation. PA algorithm efficiently detects probable number of fault models compare to other March test algorithm...
متن کاملBuilt-in Self-Test for Memory Resources in Virtex-4 Field Programmable Gate Arrays
We present a Built-In Self-Test (BIST) approach for programmable embedded memories in Xilinx Virtex-4 Field Programmable Gate Arrays (FPGAs). The target resources are the block random access memories (RAMs) in all of their modes of operation including singleand dual-port RAM, first-in first-out (FIFO), error correcting code (ECC), and cascade modes of operation. The BIST architecture and config...
متن کاملAn Efficient BIST Architecture for Embedded Dual-Port Memories
In this paper, a new algorithm and a new BIST structure for efficiently testing dual port memories that is used widely as embedded memory, is proposed. The proposed test algorithm is able to detect the dual port memories faults and has shorter test time and the test patterns in comparison to existing test algorithms. In addition, the presented BIST has efficient structure that requires lesser h...
متن کاملEfficient Scan-Based BIST Architecture for Application-Dependent FPGA Test
FPGAs are attractive devices due to their low development cost and short time-to-market, and widely used not only for reconfigurable purpose but also as applicationdependent embedded devices for low-volume products. This paper presents a scan-based BIST architecture for testing of application-dependent circuits configured on FPGA. In order to build up BIST components such as LFSR, MISR and scan...
متن کامل